

1/26




FIGURE 1.



FIGURE 2

3/26




FIGURE 3

(FIGURE 17, P 48)




(F. 6. 1, page 10)

[illegible]

100

6/26



CellName : U1AF_REC
 Last Changed : Apr 6 16:26:27 2000
 Last Extracted : Apr 6 16:26:27 2000

FIGURE 6

7/26





FIGURE 7

(FIGURE 56, p. 103)

1410



FLURF 8

9/26




FIGURE 9

10/26




FIGURE 10

180

FIGURE 30, page 70

11/26




FIGURE 11

(FIGURE 11, page 71)

12/26

FIGURE 7, SENSE SIDE




FIGURE 12

(FIGURE 7, SENSE SIDE)




Figure 8: More detailed schematic of the dual loop PLL principle, JENNETSYS II

FIGURE 13

Figure 32: RotatorTop, 076

107

106

108

CellName UMAP_PR_ROTATOR_TOP
Last Changed Apr 5 12:05:27 2008
Last Extracted Apr 5 12:05:27 2008




Figure 14

15/26

U1AM_PR_CBIAS_100
 hanged : Apr 5 12:02:44 2000
 tracted : Apr 5 12:02:44 2000




FIGURE 15

[illegible]

Last Changed : Apr 5 12:03:06 2000

Last Extracted : Apr 5 12:03:06 2000




FIGURE 16

17/26

211

CellName : U1AP_PR_CURRENTS_0PACK

Last Changed : Apr 5 12:03:27 2000

Last Extracted : Apr 5 12:03:27 2000




FIGURE 17

213

CellName : U1AP_PR_CURRENTS
 Last Changed : Apr 5 12:03.52 2000
 Last Extracted : Apr 5 12:03.52 2000





FIGURE 18

19/26

Figure 37: Core 6Pack



20/26

Figure 38: Core




FIGURE 20

CellName : UIAP_PR_CORE
 Last Changed : Apr 5 12:04:36 2000
 Last Extracted : Apr 5 12:04:36 2000

21/26

Figure 39: Core Buf




FIGURE 21

(Fig. 39, 21)

CellName : UIAP_PR_CORE_BUF
 Last Changed : Apr 5 12:04:54 2000
 Last Extracted : Apr 5 12:04:54 2000

Last Changed : Apr 5 12:05:18 2000

Last Extracted : Apr 5 12:05:18 2000




FIGURE 22

(F16-12, 817)

230




Figure 1: Eight stage ring oscillator with attached FIR filter

FIGURE 23




Figure 2: Rotation by one phase slice in four steps (a) to (d)

FIGURE 24




FIGURE 25

242

A

B

C
D
E

E




FIGURE 26